

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/679,594	10/06/2003	Neil Johnson	ALT.P026	5941
27296 LAWRENCE I	7590 09/27/2007 M. CHO	EXAMINER		
P.O. BOX 2144	1	FARROKH, HASHEM		
CHAMPAIGN, IL 61825			ART UNIT	PAPER NUMBER
			2187	
			MAIL DATE	DELIVERY MODE
		•	09/27/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	·~
10/679,594	JOHNSON, NEIL	Î
Examiner	Art Unit	
Hashem Farrokh	2187	

	Hashem Farrokh	2187				
The MAILING DATE of this communication appe	ars on the cover sheet with the c	correspondence add	ress			
THE REPLY FILED <u>04 September 2007</u> FAILS TO PLACE THI	S APPLICATION IN CONDITION F	OR ALLOWANCE.				
I. The reply was filed after a final rejection, but prior to or or this application, applicant must timely file one of the follow places the application in condition for allowance; (2) a No a Request for Continued Examination (RCE) in compliant time periods:	wing replies: (1) an amendment, aff otice of Appeal (with appeal fee) in (fidavit, or other evider compliance with 37 C	nce, which FR 41.31; or (3)			
a) The period for reply expires 6 months from the mailing date	e of the final rejection.		•			
The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection. Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN						
TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).						
Extensions of time may be obtained under 37 CFR 1.136(a). The date nave been filed is the date for purposes of determining the period of example 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b)	tension and the corresponding amount shortened statutory period for reply orig r than three months after the mailing da	of the fee. The approprinally set in the final Offi	iate extension fee ce action; or (2) as			
NOTICE OF APPEAL	olionos with 27 OFB A4 27 mount ha	final within two month	6 16			
 The Notice of Appeal was filed on A brief in complifing the Notice of Appeal (37 CFR 41.37(a)), or any external a Notice of Appeal has been filed, any reply must be filed AMENDMENTS 	ension thereof (37 CFR 41.37(e)), to	avoid dismissal of the				
	but a dark the date of 600 and but of					
3. The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will <u>not</u> be entered because (a) They raise new issues that would require further consideration and/or search (see NOTE below);						
(b) They raise the issue of new matter (see NOTE beld	• •	ducina or cimplifyina	the issues for			
(c) ☐ They are not deemed to place the application in be appeal; and/or	tter form for appear by materially re	educing or simplifying	the issues for			
(d) ☐ They present additional claims without canceling a	corresponding number of finally rei	iected claims.				
NOTE: (See 37 CFR 1.116 and 41.33(a)).		,00100 010111101				
4. The amendments are not in compliance with 37 CFR 1.1		mpliant Amendment	(PTOL-324)			
5. Applicant's reply has overcome the following rejection(s		mphant / monamont	(1 102 02 1).			
6. ☐ Newly proposed or amended claim(s) would be a	/ <u></u>	timely filed amendme	ent canceling the			
non-allowable claim(s).	norrabio ii dabiintod iii a boparato,	uniony mod amonam	one odnooming the			
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is pro The status of the claim(s) is (or will be) as follows: Claim(s) allowed: 38-51.		ill be entered and an o	explanation of			
Claim(s) objected to:						
Claim(s) rejected: <u>16,18,20-24,26,27,33-35 and 37</u> . Claim(s) withdrawn from consideration: <u>1-15,17,19,25,28</u>	-32 and 36.					
AFFIDAVIT OR OTHER EVIDENCE						
 The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good an was not earlier presented. See 37 CFR 1.116(e). 	d sufficient reasons why the affida	vit or other evidence i	s necessary and			
 The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necessar 	overcome <u>all</u> rejections under appe	al and/or appellant fa	ils to provide a			
10. The affidavit or other evidence is entered. An explanation						
REQUEST FOR RECONSIDERATION/OTHER		•				
11. \square The request for reconsideration has been considered by	ut does NOT place the application i	n condition for allowa	nce because:			
12. ☐ Note the attached Information Disclosure Statement(s).	(PTO/SR/08) Paper No/s)					
13. ☑ Other: See Continuation Sheet.	(P10/3b/06) Paper No(s).					
11P	Brian R. Peutst	max = 1				
9/21/0/	Primary Examiner	112/0/				

Continuation of 13. Other:

Claims 16, 18, 20-21, 23-24, 26-27,33-35, and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5, 867,727 to Hattori in view of U.S. Patent No. 5,557,750 to Moore et al. (hereinafter Moore) and U.S. Patent No. 6,615,296 B2 to Daniel et al. (hereinafter Daniel).

Claim 16 recites:

"(a) A method for managing data, comprising: selecting a first first-in-first-out (FIFO) memory from a plurality of (FIFO) memories to output first data stored in a first storage element in the first FIFO memory in response to a first read address from a data reading device,

(b) wherein the first data was prepared for output prior to a generation of the first read address from the data reading device;

(c) preparing next data from a next storage element from the first FIFO memory for output by transmitting a read address of the next storage element to the first FIFO memory prior to a request for the next data from the data reading device." (Tags a, b, and c are added).

As shown above the claim comprises 3 portions or limitations which are tagged as a, b, c. Hattori teaches limitation (a) but not limitations (b) and (c). Moore teaches limitation (b) but not limitations (a) and (c). Daniel teaches limitation (c) but not limitations (a) and (b). But the combination of Hattori, Moore, and Daniel teach all the limitations (a), (b), and (c).

In page 11 of the Remarks, the Applicant states:

"The Office Action mailed 6/4/2007 acknowledges that Hattori does not teach selecting a first FIFO memory From a plurality of FIFO memories to output first data stored in a first storage element in the first FIFO memory in response to a first read address from a data reading device, wherein the first data was prepared for output prior to a generation of the first read address from data reading device." The above statement is only partially correct since Hattori teaches:

"The Office Action mailed 6/4/2007 acknowledges that Hattori does not teach selecting a first FIFO memory from a plurality of FIFO memories to output first data stored in a first storage element in the first FIFO memory in response to a first read address from a data reading device."

In page 11 to page 12 of the Remarks, the Applicant further states:

"Moore discloses a pre-fetch register 135 which lies between a host and a main FIFO 132. Data in this register 135 is fetched from the main FIFO 132 during available internal data bus cycles. This allows the data to be available when the host requests it. Applicant submits that the pre-fetch register 135 is operable to pre-fetch data from only a single FIFO such as main FIFO 132, not a plurality of FIFO memories as required by the claimed invention (Moore col. 1, line 67 through col. 2, line 7, col. 3, lines

54-62). Thus, Moore teaches away from selecting a first FIFO memory from a plurality of FIFO memories to output first data stored in a first storage element in the first FIFO memory in response to a first read address from a data reading device, wherein the fir~ data was prepared for out3ut prior to a generation of the first read address from the data reading device. Applicants submit that a prior art reference must be considered in its entirety, i.e. as a whole, including portions that would lead away from the claimed invention."

The limitation or feature that the Applicant argues about is limitation (b) above, which states:

"wherein the first data was prepared for output prior to a generation of the first read address from the data reading device;"
This limitation taught by Moore and as recited does not requires a plurality of FIFO memories. The Disclosure by Moore is not used to teach a plurality of FIFO memories. The first reference or Hattori teaches a plurality of FIFO memories. Moore is used to teach prefetching the data from a FIFO, prefetching does not require plurality FIFO memories as seems the Applicant to imply. The Examiner disagrees with the allegation that Moore teaches away from Hattori.

In page 12 of the Remarks, the Applicant states:

"Daniel discloses providing an RD pointer that points to a next location within a FIFO to be read from. The RD pointer is maintained by an off-board processor which communicates with the FIFO across the bus (Daniel Abstract, co]. 4, lines 40-49, and col. 6, lines 34-37). The RD pointer is a requester for next data from a data reading device. Daniel does not disclose preparing next data for output prior to a request

for the next data from the data reading device.

Furthermore, the techniques described in Daniel are also operable only with a single FIFO, not a plurality of FIFO memories as required by the claimed invention (Daniel Figures 3A-3F and 4A-4F). Thus, Daniel also teaches away from electing a first FIFO memory from a plurality of FIFO memories to output first data stored in a first storage element in the first FIFO memory in response to a first read address from a data reading device, wherein the first data was prepared for output prior to a generation of the first read address from the data reading device."

As Daniel was used to teach the limitation (c) which recites:

"preparing next data from a next storage element from the first FIFO memory for output by transmitting a read address of the next storage element to the first FIFO memory prior to a request for the next data from the data reading device."

This limitation does not require that the limitations (a) and (b) to be presence, if Daniel, in addition to limitation (c), taught limitations (a) and (b), then claims would have been rejected under 102. Under 103 rejections, it is not necessary that all references teach or include all limitations as appears to be suggested by the Applicant. Since the limitations (b) and (c) can be used for a single FIFO or plurality of FIFOs, the Examiner disagree with the Applicant that Moore and/or Daniel teaches away from Hattori or one another. The independent claims 23 and 33 have similar limitations and the Applicant uses a similar argument to object the reject of these claims. Therefore, the same response gives above for claim 16 applies to claims 23 and 33.

In summary, the Examiner believes the combination of Hattori, Moore, and Daniel teach all limitations recited in the claims and therefore the Examiner maintains his position.